Introduction
In indirect integer-N frequency synthesizers ( fig.1 ) some limitations concerning spectral purity at higher resolutions are present. To achieve small frequency steps, large value dividing factor N are needed.
By consequence the reference source noise increases to the output because is direct proportional by the value of N.
Another problem is that the small reference frequency f ref means a small system bandwidth, so an important specification of the synthesizer, the great bandwidth, is not achievable. A permanent conflict between the good resolution, the spectral purity of the output signal and the bandwidth persist in such structures.
The fractional-N frequency synthesis offers solutions to these antagonistic aspects by using a non-integer resolution of the synthesizer (N+k/M)f ref with k, M integer. In this case the reference frequency f ref can be higher than the output step between two adjacent frequencies.
By using the fractional solution, the output phase noise decreases, a great f ref permits larger bandwidth and fast lock times of the loop. The way to realize the fractional modulus of the divider is the key to avoid some unwanted spurs in the output signal of the loop.
In the basic structure ( fig.2 ) the fractional value results by switching a dual modulus divider between the two divider factors N and N+1 in so a manner that k times in M reference cycles the divider is N+1 and M-k times N. The average value is N a =(N+k/M), M is the size of the counter in the accumulator and k is the value that is added to this counter each reference cycle.
After M reference cycles, the carry will set the counter modulus to N+1 for a reference cycle.
The fractional error
When the content of the accumulator is not 0, a phase error between the reference f ref and f VCO /N a -a quantization error -is present. This error increases till the accumulator is full and the overflow reduces the phase error by 2π. A new counting cycle is initiated and the error will increase again. The content of the accumulator represents the actual phase error at the end of each reference cycle [1] :
On other point of view, the sequential change of N, the abrupt change of the phase and the periodicity of this mechanism generate a spurious signal located at integer multiples of f ref /M from the carrier, named the fractional spur.
To reduce these spurs a lower bandwidth is necessary, but this way a very important goal of the fractional synthesis is negated -the larger bandwidth.
The good solution is to introduce a randomization in the selection of the divider modulus. It is necessary to generate a sequence that approximate a sampled sequence of independent random variables of 1 and 0 with the probabilities (M-k)/M and k/M for N, respectively for N+1. The noise is no more periodic and became white. This noise appears in the bandwidth of the synthesizer as effect of integration by the loop transfer function.
Methods to compensate the fractional error
The presence of this noise is the single problem in fractional-N frequency synthesis in addition to the reference noise.
The compensation of this noise is necessary to make the fractional synthesis useful. Many methods were developed [3] :
-phase compensation -phase interpolation -phase insertion -Δ-Σ modulation -DAC estimation -random jittering.
The Δ-Σ modulator method
The basic structure of a Δ-Σ modulation fractional-N frequency synthesizer is in fig.3 . The divider is multimodulus and the random alternation between his factors breaks the periodicity of the fractional error. In the same time the quantization error of the basic structure is also reduced.
The value of the divider modulus is determined by the sequence x[n] and finally results as a weighted mean of the divider integer modules by their probabilities of apparition:
N, F = N 1 P 1 + N 2 P 2 + ⋯ + N j P j (2) A 1 st order Δ-Σ modulator can combine 2 divider factors, a second order one 4 factors, a third order 8.
The Δ-Σ modulator accomplishes an attenuation of the noise in a specific band of frequencies. The energy of the fractional error is no more concentrated at multiply of fref/M and is spread from low to high frequencies with the quantizer law of the Δ-Σ modulator. The characteristic of the noise results ) it can be shown that this is a high-pass characteristic. Much of this noise will be filtrated by the LPF effect of the loop.
With an oversampling ratio as [7] :
the signal-to-noise ratio SNR for a sinusoidal input is [7] :
It results that each doubling of the OSR produces a 8 times (9 dB) improvement in SNR. The noise shaping become more important for superior orders of the Δ-Σ modulator.
MASH Δ-Σ modulators
Usually Δ-Σ modulators are divided in:
-single stage -cascaded (MASH). The MASH (Multi-stAge noise SHapping) structure contains more low-order cascaded Δ-Σ modulators. An (1-1) MASH structure refers to two 1 st order cascaded Δ-Σ modulators. A Simulink model of a 1-1 structure is shown in fig. 5 The NTF of this structure is [7] : This structure has a characteristic like in fig. 6 .
Conclusions
The main problems in integer-N frequency synthesis were presented. The permanent conflict between large bandwidth, agile setting and poor noise in the output signal can be solved in the fractional-N frequency synthesis.
The basic structure of the fractional-N synthesizer permits better results when Δ-Σ modulators are used to produce the divide factor.
The order of the Δ-Σ modulator is responsible for the type of the noise characteristic. 
